Hierarchial Design using MyHDL

My aim today is to learn modular style of programming to MyHDL for reusability purpose. I am trying to implement multiple instances in a single VHDL file and I find it easy to implement using MyHDL.

Here is the python script.

Here is the resulting VHDL file.

Here is the resulting RTL schematic from Quartus II